• info@sionsemi.com
  • Bangalore : +91 776 050 4602
  • Hyderabad : +91 79932 79935
  • Kochi : +91 79932 79934
  • Singapore : +65 6100 7470
  1. HOME
  2. CASE STUDIES
  3. PCIe Gen5 IP Subsystem Integration & Design for an SOC

PCIe Gen5 IP Subsystem Integration & Design for an SOC

Client Requirement

The client has approached us with their requirement of SoC consists of subsystem which includes PCIe IP core to be integrated with PHY (clients Specific SERDES complaint to PIPE Spec 5.2), DMA Engine, For IP - CPU connectivity & communication for NOC is with AXI 4.0 Master-slave Interface, And providing access for CPU to configure subsystem registers through APB 3.0. This work has been successfully handled by SIONSemi and delivered to the client within the expected time.


Our Work

Hardware

  • Integration of 3rd party PCIe Gen5 IP onto client Subsystem
  • Design and integration of PIPE interface as per PIPE v5.2
  • Design and integration of Clock, Reset and Power management blocks
  • Design and integration of APB 3.0 register interface
  • Timing closure of blocks at 1GHz
  • Lint and CDC cleanup
  • Verification support for PCIe Gen5 VIP integration and legacy testcases bring up
  • DFT and MBIST cleanup
  • Support for verification coverage closure

Technologies Used

  • PCIe Gen5
  • AXI4.0
  • APB3.0
  • PIPE SPEC
  • JTAG
  • 7nm technology node


Featured in "Top 10 IOT Startups of Bangalore in 2019" by SiliconIndia

India's fastest growing Semiconductor Startup Company


Learn More

Employees

56

Clients

21

Footprints

4

Established

2015

Other Case Studies

ProAthlet IOT Tracker

Turnkey product development of low power battery operated Cloud-based wearable 4G IOT tracking device coupled with iOS and Android apps.

Read More

AI Camera FPGA Prototype

Xilinx Zynq FPGA based prototype of next-generation AI Smart conference camera that recognizes face and audio of conference participants.

Read More

ARM SoC Integration

IOT communication based Cortex M4 ARM SoC integration, Peripheral verification, FPGA Prototyping and firmware development.

Read More

400G SGDMA Design

RTL Design of 400G Scatter Gather DMA Engine for data storage and acceleration applications with custom user interface.

Read More
View More

CLIENTS